New electronics technologies are emerging which may carry us beyond the limits of lithographic processing down to molecularscale feature sizes. Devices and inrerronnects can be made from a variety of molecules and materials including bistable and swirckable organic molecules, carbon nanotubes, and, single-crystal semiconductor nanawires. They can be self-assembled info organized structures and attached onto lithographic substrates. This tutorial reviews emerging molecular-scale electronics technology for CAD and sysrem designers and highlights where ICCAD researrh can help suppon this rechndogy.
Introduction
Researchers have reported a number of interesting developments in the field of molecular-scale electronics during the past two years, prompting the AAAS journal Science to name Molecular Electronics as its "Breakthrough of the Year" for 2001. With these developments and an accelerated rate of progress, interesting molecular-scale circuits are moving from fantasy into reality.
This decade it may become feasible to self assemble digital systems with billions of components. The impact on electronics, and ICCAD tools in particular, will be profound.
Molecular-scale devices actually operating today include:
FETs, junction transistors, diodes, and, molecular and mechanical Building systems of this size requires a completely new set of approaches to manufacturing and fabrication which will have a significant impact on circuits and architectures. These approaches are characterized by bottom-up molecular-scale fabrication which avoid the needs for lithographic patterning in order to create the nanometer scale dimensions for these devices and assemblies. We can expect batch chemical and physical processes which will be able to form semi-regular arrays with 1% to 5% defect rates. Interesting circuit functionality can be realized by a combination of statistical design and post-fabricatioff programming to avoid defects and define desired computations. 
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In the next section we survey some of the promising, emerging device technologies. Section 3 surveys some fabrication techniques and their implications on the kinds of systems we can build. Next, in Section 4, we review proposals for designing complete electronic systems. Defect and fault tolerance, discussed in Section 5, will be major issues for any technology at this feature size where single molecules and countable electrons are used to form devices and hold state. In Section 6 we highlight some of the new challenges for CAD created by bottom-up, nanoscale technologies.
Materials and Devices

Robust Digital Abstraction
Over the past several decades, we have developed a series of abstractions and properties that, when met, make it easy to assemble and reason about robust mgital systems, including: switching, isolation, noise margins, restoration, and state storage. Isolation allows active devices to be combined in large circuits and dehne a single, intended direction of signal flow. Signal restoration makes output logic levels match or exceed input logic levels, assuring that it is possible to cascade an arbitrary number of devices in series and for circuits to operate correctly with feedback cycles. Gwd noise margins reject noise in the system from crosstalk and voltage drops across dissapitive media. Gain in circuits is needed both for signal restoration and to support fanout.
We have successfully transitioned from vacuum tubes, to diodes, to bipolar transistors, and to MOS transitors as basic logic devices by maintaining these features and transporting ow experience from one form of circuit technology to the next. Today's digital logic, memory and hardware system architectures can be built on any implementation technology that satisfies these requirements, including molecular-scale circuits. Molecular electronics, however, may require new ways of thinking about these properties. As we will describe below, the molecular devices, contacts, and wires often have far different characteristics than traditional devices. In many cases, the characteristics are currently inferior, but these weakness do not appear fundamental. For example, none of the current molecular devices have all of the above properties, but rather a conglomeration of molecular devices can be assembled to satisfy them.
Carbon Nanotubes
In Evaluating nanoscale wires is difficult because the wirekontactldevice system is highly intertwined. In the best case, the wire behaves like a I-D quantum wire, i.e., it transports electrons ballistically, and has a length-independent resistance in multiples of h/e2 [26] . A perfectly conducting nanotube has a minimal resistance of h / @ or a resistance of approximately 6 KQ which agrees with experiment [36] . Capacitance continues to scale with length.
lkansistors, Diodes, and NDRS
Nanowires and nanotubes can be used as more than just interconnect wires, they can also be used as active devices. 
Programmable Switches
Molecular electronics has the potential to not only reduce the scale of systems, but also to introduce novel devices with features not found in any silicon based systems. An example :are programmable switches which hold their own state and can be programmed using the signal wires, yet take up no more area than a wiring crossing. In conventional silicon systems, a programmable crosspoint costs 4&1oOx the area of a wire crossing or vi,r Consequently, these devices reduce the overhead (in both device area and interconnect area) for programmable circuits. 
Molecular Switches
Fabrication
Perhaps the largest difference between molecular electronics and traditional VLSl is in the methods of fabrication. Molecular electronics is based on bottom-up manufacturing as opposed to the traditional topdown approaches used in manufacturing today's chips. Bottom-up manufacturing is of necessity a hierarchical process. First the individual devices and wires are manufactured. In this area there has been great success producing devices in quantity 112, 24, 311. Then individual devices must he assembled into systems for device and circuit experiments [44,43, 341. To create successful molecular electronics systems we must be able to assemble, en masse, the individual components into larger subunits. These subunits would then be connected together into complete system.
Techniques
There are many different techniques for assembling and aligning nanoscale components 1421. These include Langmuir-Blodgett films, Row-based alignment, nano-imprinting, electro-magnetic alignment, self-assembled monolayers, and catalyzed growth. The common feature of all the assembly techniques, with the possible exception of nano-imprinting, is they can only fonn regular struc- Large regular meshes are not sufficient to create logical circuits. One proposed method of creating aperiodic complex structure out of simple meshes is by prugrammably cutting wires [40] . Crossbar wires can be cut by applying a high voltage which over-oxidizes the crosspoint and breaks the NW, since it's small enough to be consumed by the chemical reaction. Tbis is higher than the voltage used to open or close the crosspoint.
One potential alternative to the above approaches is to use complementary strands of DNA as a "smart glue." DNA directed synthesis has been used to connect both nanometer-sized components [29] and micron-sized components [28] . In both cases the key is that selective binding of components can be controlled by varying the length and coding of a DNA sequence attached to the components being linked together. DNA-based selective binding has also heen used to algorithmically guide assembly and define differentiation points within an array at the nanometer scale (411.
Implications
Bottom-up manufacturing, and in particular, the use of selfassembly as the dominant means of circuit construction imposes the most severe limitation on nanoscale architectures: precise device alignment will be difficult, or impossible. to achieve. Chemical self-assembly, as a stochastic process, will produce precise alignment of structures only rarely, and manipulation of single nanoscale structures to construct large-scale circuits is impractical at best. Furthemore, the defect rates will be high. Thus, bottom-up molecular-scale fabrication is universally expected to require defect tolerance due to the nature of chemical processes and alignment at that size.
Consequently, Molecular-scale architectures demand a different paradigm for system design than lithographic-scale architectures.
In the lithographic era, we could rely on patterning to specify exactly where each active component and interconnect was placed. At the molecular scale, we can build regular, crystalline structures with small base feature size, but may not be able to deterministically make each lattice site or wire differ in a controlled manner at manufactuing time.
structures
The available fabrication primitives imply three classes of architectures: fully deterministic, quasi-regular, and completely random. The fully deterministic approaches require precision and control that may one day be available with nano-imprinting or DNAbased assembly. Nano-imprint precision is likely to be expensive to build. The quasi-regular approaches assume the ability to assemble some regular Structures (e.g., two-dimensional meshes), using selfassembly techniques. Finally, the least structured approaches demand only the ability to randomly place molecules in a given area All of these approaches will require some kind of defect tolerance. The latter two approaches also require that the desired functionality of the circuit be created post-fabrication. In other words, the fabricated circuits will be programmable logic, (e.g.. an FPGA).
Stochastic Assembly A good example of how random ap proaches can yield useful deterministic devices is a demultiplexor created from the random deposition of gold particles (see Figure 5) 1391. By controlling the chemistry, it is possible to grow a randomly distributed collection of gold particles between the input address wires and the molecular-scale nanowires or nanotubes.
The set of connections to each nanowire acts as a code to select that nanowire. If we can mange the code space and statistics of the random connections appropriately, we can arrange for most all of the cure nanowires to each have a unique address code. For example, with 50% of the potential connections randomly connected, a code space with 410gz(N) address bits will allow one to uniquely address A few lithographed input horizontal metal lines (bottom) Connect IO many vertical nanowires fhrough randomly disoibuted gold particles. These nanowires form a programmable crossbar with many output horizontal nanowires (top). Afler testing, the crossbar is programmed to select the vertical nanowires which happeo 10 form a blnary demultiplexor. Placing pans with molecular-scale accuracy is not required. Another example of the class of random-based architecture is the nanocell architecture 1231. In the nanocell, gold particles coated with molecules with NDR behavior are randomly deposited within in a small square region (1 micron square). The particles create a random graph which can be probed to determine the functionality that was randomly created. The common feature of these two smctures is that the order necessary to create a useful logical device is discovered after the device is fabricated. Once the functionality is discovered, then the device is pugrammed to capitalize on what was created.
Quasi-Regular Assembly
The quasi-regular class of architectures are typified by the hierarchical assembly of meshes. Each mesh consists of wires and programmable molecular devices. The meshes are then connected together into a larger mesh of configurable elements. Unlike the random-based architectures, the potential functionality of the device does not have to be discovered.
However, these architechxes do depend on post-fabrication programming in order to create logical circuits. Furthermore, since the fabrication primitives are unlikely to reliably yield perfect meshes these architectures require re-programmable components in order to provide defect-tolerance.
One of the difficulties in creating quasi-regular architectures is in addressing individual wires in the meshes from either the nanoscale or the micronscale. One method is to use the demultiplexor's described above. Once we have a way to address individual nanoscale wires. we can assemble these decoders with a crossed nanowire memory core, allowing us to uniquely address each crosspoint in the memory structure (See Figure 6) . This same basic structure allows us to address and program crosspoint junctions which serve as wired-OR junctions in PLAs or crossbars.
Architectures
Architectures have now been proposed which suggest that these devices and assembly techniques are sufficient to build complete electronic systems which store and process information. We present two quasi-regular architectures.
Goldstein andBudiu descrik an architecture, called ananoFab- Both of these architectures exhibit many common features. The atomic unit of logic is based on 2-dimensional meshes. Connections between the meshes are through nanoscale wires; i.e., there is no need to go from the nanoscale to the lithographic scale and back again within a circuit. Circuits are created by post-fabrication reconfiguration. Furthermore, the components of the circuits are formed from devices which perform the logical operations and separate devices which provide gain and UO-isolation. The selfassembled molecular components are supported by lithographically created structures (i.e., CMOS). Finally, the the wires in the rows (and the columns) are equivalent so defects can be avoided by swapping functionality betweeg.,wires in a row (or a column). 
Defect and Fault Tolerance
We expect non-Iivial defect and fault rates in molecular electronics systems. Defects arise from bottom-up, chemical assembly of wires and devices. Fault rates increase at the molecular electronics scale because a-particles, long a concern of dynamic memory, can disrupt the logic of operating gates and may create new permanent defects in the logic. Funher, since we are no longer dealing with large numbers of dopants, conduction paths, or electrons, bulk abstractions (e.g. current flow) and law of large numben effects will break down. For example, statistical fluctuations in electron transfer times may cause variations in gate timing or behavior.
Defect Tolerance
The inevitable presence of defects in QUI circuits will drive both the selection of suitable organizations and the selection of appropriate, abstract models of device composition. Iu general, we expct to test fabricated devices to locate faulty components (without probing the individual components) and program the devices appropriately to avoid the known defects. HP's Teramac was a large-scale demonstration of the feasibility of this approach (131.
Memories, crossban, and PLAs all have the convenient prop erty that they do not depend on any particular line or crosspoint to function properly. Row and column sparing is heavily used in lithographic memories to avoid faults. The fact that programmable crosspoints in this technology are the size of a wire crossing makes crossbar solutions quite viable, allowing designs to locally switch around faulty wires or crosspoints. As long as arrays yield above a suitable fraction of wires in each dimension, they can be locally repaired in this manner. Arrays which yield below this fraction can be avoided completely. using alternate mays at the device level.
The presence of defects will place demands at the system level. No two chips will be exactly alike. Local adaptation for faults within nano-arrays will be necessary. Nano-arrays themselves should be relocatable to account for defective array positions.
Fault Tolerance
For systems and architectures at this scale dynamic faulttolerance will be necessary to address both transient faults and newly occurring defects. Systems will likely need a hierarchy of techniques to address these challenges drawn from the traditional fault tolerant literature and designed spcifically for these systems.
The literature on fault tolerance is beyond the scope of this tutorial.
CAD Challenges and Opportunities
Molecular electronics, due to its size and assembly methods presents new design automation problems which merit new classes of algorithms and optimizations. Whle many of these challenges are unique to molecular electronics, many of them are exueme instances of problems found in deepsubmicron VLSI. Here we briefly present some of the challenges.
Testing
Traditionally, testing has been done to determine if the entire pan is good or bad. With molecular electronics this will have to change. Although, traditional fault testing and signature analysis will be important, the defect densities and sheer number of devices on each part will make this aqualitatively different problem. Techniques such as those used in the Teramac form a basis for localizing faults without having to probe each individual device. New techniques, such as described in [30] , suggest that defect rates 01 up to 10% can be localized in linear time, but these techniques demand new analysis methods and novel test circuits.
Couple the need for fault localization with low bandwidth to the outside world, both through the nano4ithographic interface and through the lithogmphic-tboard interface, and external lesting alone will become completely prohibitive. Some testing will need to be integrated into the lithographic substrate (e.g., see Figure 8 ).
Furthermore, the test process will need to bootstrap the device so that it can ultimately test and configure itself.
Defect and Fault Tolerance
Using parts which have high fault rates and some defective components presents many new challenges to circuit designers and architects. Von Neumann's fault tolerance scheme [32] shows an existence proof for building robust circuits from unreliable gates.
However, in the worst-case, its overhead is undesirably large. On the other hand, worst-case complexity circuits are seldom seen. thus. it is possible there are methods which can provide !imilar or tighter guarantees for typical circuits. Instead of fault observability, perhaps synthesis algorithms which guarantee fault nonobservability are needed.
Another approach is to generate circuits with a fail-stop property. Such circuits, based on sparse and redundant encoding of state machines for example, could allow us to detect wheri faults have occurred and provide high likelihood that the executi,on will not continue. A more robust. but possibly harder approach, would be to compute in an alternative codespace. a codespace in which local operations could be performed with built-in error cor+on (e.g., [37] ). However, such codespaces do not obviously allow comparisons, thus we may, at the very least, decode data, perfom an operation, and re-encode it. The challenge here, as abovc, is to implement the encoding and decoding operations such they are inexpensive in area or time. Lightweight encoding schemes and o p erations which can be carried out directly on encoded data could be very important here.
Tolerating defects and eliminating faults solely at the device or circuit level will be impractical. For example, just managing the number and kinds of defects will require a hierarchical approach. Thus, effective fault anddefect containment may require a standard subblock size, above the individual gates or wires. The subblock could be the unit of local repair to hide defects and the unit of substitution when entire subblocks are not repairable. in the $.implest cases, the logic is simply shufAed to skip defective wires and crosspoints in the subblock. In more sophisticated cases, a just..in-time mapping may be performed for the subblock logic. The subblock needs to be small enough that interconnect delay does not dominate so that operations within the subblock occur in a single cycle.
This has the effect that placement shuffling does not destroy local subblock timing. Such systems have been proposed for traditional systems [IS, 38, 51 and nanoFabrics [191. In [IS] the system is composed of subblocks, each an FSM with datapath (FSMD), and memories. In [19] , each subblock is a split-phase abstract machine (SAM), which includes local memory, an FSM. and adatapath. The entire circuit is divided into SAMs such that each operator in the SAM has a fixed, small latency. All operations with long or unpredictable latency are split between SAMs. SAMs are then a natural unit of fault containment, detection, and rollback.
Novel Devices and Circuits
The sheer number of different combinations of even the smallest organic molecules promises to provide a larger variety of active devices than has been traditionally available (e.g., programmable switches as described in Section 2.5). Determining the best selection of devices, and how they will be incorporated into circuits is a new challenge. These devices will have novel functionality but may lack traditional device functions. For example, many of the devices do not provide gain. In order to use these successfully, they must amalgamated with devices that do provide gain. New m e t h d for determining when and where to insert gain-providing, or isolating devices will be required for scalable circuit design.
Optimizing for Spatial Locality
With chips which are a loo0 or more nano-arrays wide running at high clock rates, it will likely take 1000s of cycles to cross between distant nano-arrays. This is the natural scaling of logic speed relative communications which is already forcing us to take mnltiple clock cycles to reach far points on silicon chips. Optimizing the placement of logical functions so that commonly communicating elements are close will be a first order concern for optimizing performance.
Scalable Place and Route
The sheer size of these systems makes placement and routing times a concern. Add to that the need to accommodate different defect locations for every component. and the problem becomes even more acute. The subblock approach mentioned in Section 6.2 may be one piece of the solution-hierarchically decomposing the problem into independent intra-subblock placement and routing and inter-subblock placement and routing. The small distances and regular structures inside the subblock may make intra-subblock placement and routing trivial (e.g. using wire interchangeability within a PLA or crossbar). Inter-subblock placement may be eased by exploiting delay independent design (Section 6.6) for inter-subblock communications; this allows tools to move individual subblocks (e.g.. SAMs) around without needing to re-place and re-route the intra-subblock connections. Going further, we might create architectures where the device itself can assist inter-subblock runtime placement and routing [16].
Communication Centric Design
AS wires ever increasingly dominate design, communication centric design will become more important. This is, again, especially true if subblocks are going to be relocated to support defect and fanlt tolerance. Delay independent design will allow the computation to deal with varying delays chat arise from placement and variable data arrival rates associated with filtering out corrupt data. Timing independence further opens the door to a wide range of communication schemes abstracted from the details of the end point computations and enables dynamic relocation of communicating subblocks to improve spatial locality.
Key components for communication centric design appear in Berkeley's SCORE model [5] . SCORE divides the computation into fixed-size compute pages which are connected together by persistent dataRow links, or streams to form a computational graph. SCORE allows compute graphs to have arbitrary size and to evolve during the computation. Data on the streams is tagged with presence, providing deterministic, timing-independent behavior for the
Design Size
The design time for the billion-gate devices molecular electronics enables is also an important concern. If we assume 500 RI'L gates per designer per day in 2000 [31, and apply the current 21% per year productivity growth rate identified by Sematech [27], then 2010 productivity is 3300 gates per designer-day. A billion-gate design will take 1200 designer-work-years. a completely impractical effort for all but a very few. While a factor of 10 gain in designer productivity will be required for end of the roadmap CMOS, a factor of 100 may be necessary to harness molecular hardware. Design productivity will be the gating resource for developing molecular hardware products.
Today we are applying standard platform designs, IP cores, and system-level design to increase productivity. This may get us a factor of ten eventually. Another factor of ten will be needed. Possible solutions include parallelism, spatial computations, and silicon compilation. Regular parallelism is a well known way to multiply area and design effort intolperformance. Billion gate designs can easily contain thousands of CPUs (even complex, @bit. million gate CPUs). Applications and algorithms with heavy, higblevel parallelism will be increasingly favored. Software could be compiled directly into dedicated hardware. An adder for every 'c, a mux for every 'if, etc., for entire major applications. Early research [2. 41 indicates MediaBench and SpecInt95 benchmarks would compile into several million bit-level operators.
Conclusions
Research progress is steady and strong, giving us cause to believe that molecular electronic systems may be practical in five to ten years. If lithography reaches fundamental physical or economic limits, molecular electronics may allow us to continue observing Moore's Law. Regardless, molecular bottom-up fabrication could give us a much better alternative, whose price would depend mainly on design and test cost, instead of billion-dollar factories.
Challenges to making this reality are plentiful at every level, some naturally in physics and chemistry, but many in ICCAD. These include fabricating and integrating devices, managing their power and timing, finding fault-tolerant and defect-tolerant circuits and architectures and the test algorithms needed to use them, developing latency-tolerant circuits and systems, doing defect-aware placement and routing, and designing, verifying and compiling billion-gate designs and the tools to handle them. Any one of these could block practical molecular electronics if unsolved.
Many of these are challenges that will be faced regardless of the underlying technology. Molecular electronics provides a pure and extreme example. and strengthens the case for solving them sooner rather than later.
graph.
Working molecular electronic devices exist today.
